SiMa^{ai}

MLSoC[™] Dual M.2 Board Hardware Reference Manual



Document No: xxx-xxxx-xxx, Rev. B November 7, 2023 Copyright © 2023 SiMa Technologies, Inc. and/or its subsidiaries. All rights reserved.

Disclaimer

This document and the information furnished in this document are provided "AS IS" without any warranty including the implied warranties of merchantability and fitness for a particular purpose. SiMa Technologies, Inc. and its subsidiaries expressly disclaim and make no warranties or guarantees regarding the product or its performance.

Notice to Users

This document contains information that is proprietary and confidential to SiMa Technologies, Inc. and shall not be disclosed to third-parties. No part of it shall be d'uplicated or used other than for the recipient's use of SiMa Technologies, Inc.'s products.

Export Control

The technical data presented in this document may be subject to U.S. and international export, re-export, or transfer ("export") laws. Diversion contrary to U.S. and international law is strictly prohibited. The user and recipient of this document must complete that the applicable regulations and laws which include restrictions on prohibited estimations or countries, end users, and product usage. If in doubt, contact the appropriate US Export Control Agency or SiMa Technologies, Inc.

Patents and Trademarks

SiMa.ai and MLSoC are trademarks c SiLta upchr blogies, Inc. Products covered in this document may be covered under various of the product and trademarks. Other product and brand names mentioned in this document that the product of trademarks or registered trademarks of their respective owners.

CO

Table of Contents

List of Figures	4
List of Tables	5
Revision History	7
About this Document	9
Purpose and Scope Intended Audience Known Issues Reference Documentation List of Acronyms	9
Chapter 1 General Safety Guidelines and Prevautions	
Chapter 2 Overview	
2.1 Architecture	15
2.2 Dual M.2 Board Features	17
2.2.1 Board Dimensions (Form Factor)	
2.2.2 Board Operating Tempera. rr	17
2.3 MLSoC Dual M.2 Board Interface	
2.3.1 MLSoC Architecture	18
2.3.2 MLSoC Power Requirements	18
2.3.3 Power Up Sequencing	
2.4 MLSoC Interfaces	
2.4.1 Dual 1.2 Boarc Specifications	20
2.4.2 LPDDr. Interf ce (32-bit)	20
2.4.3 MLSoC eMMC Interface	24
2.4.4 MLSoC I2C Interface	25
2.4.5 Ethernet MAC Interface	
2.4.6 MLSoC UART Interfaces	
2.4.7 Joint Test Action Group (JTAG) Interface	
2.4.8 MLSoC SPI-8 Interface	
2.4.9 GPIO Interface	
2.4.10 PCIe Interface	36
Chapter 3 Clock Requirements	39

3.1 Clock Requirements	
Chapter 4 Power and Reset	40
4.1 Power Requirements	40
4.1.1 Circuit Protection	
4.1.2 Power Tree	40
4.2 Buck Regulator for MLSoC Core Voltage 0.85V @ 40A	41
4.3 Buck Regulator for LPDDR4 Controller VDDQ Voltage and LPDDR4 IC 1.1V@2.5A	41
4.4 Buck Regulator for MLSoC IO Voltages, LPDDR4 VDD, eMMC VDDQ 1.8@ 2.4A	41
4.5 Boost Regulator to Supply VDD Pin of 0.85V Buck Regulator	
4.6 System Reset	
Chapter 5 Operation and Maintenance	
5.1 LED Requirements	43
5.2 Lest Points	
Chapter 6 PCB & Packaging	
6.1 PCB Dimensions	44
6.2 Board Layer Description	44
Chapter 7 Signal and Power Integrit Analysis	45
7.1 Pre-Layout Signal Integrity Analysis	45
7.2 Post-Layout Signal Integrity Analysis	45
7.3 Power Integrity Analysis	45
7.4 Thermal Analysis	45
Chapter 8 Certification Lata	47
8.1 Summary of Test Resul 3	47
8.1.1 Emissions	
Chapter 9 Environmental and Compliance Specifications	
9.1 Environmental Requirements	49
9.2 Environmental Specifications	
9.3 EMI/EMC and Other Compliance	49
Chapter 10 Support	50

List of Figures

Figure 2-1.	MLSoC Dual M.2 Board Top View	15
Figure 2-2.	MLSoC Dual M.2 Board Functional Block Diagram	
Figure 2-3.	Dual M.2 Board Power Up Sequencing Implementation	19
Figure 2-4.	MLSoC to LPDDR4 Interface	22
Figure 2-5.	MLSoC eMMC Interface	25
Figure 2-6.	MLSoC I2C Interface	26
Figure 2-7.	MLSoC Ethernet Interface	28
Figure 2-8.	MLSoC UART Interface	29
Figure 2-9.	MLSoC JTAG Interface	31
Figure 2-10.	MLSoC SPI-8 Interface	33
Figure 2-11.	MLSoC GPIO Interface	35
Figure 2-12.	x8 PCIe Gen 4.0 Interface Functional Block Diagram	36
Figure 4-1.	System Reset	42

List of Tables

Table ii-1.	SiMa.ai Documents	10
Table ii-2.	Internal/External Document URL Links	11
Table ii-3.	Acronyms	11
Table 2-1.	MLSoC Power Requirements	18
Table 2-2.	Dual M.2 Board Specifications	20
Table 2-3.	LPDDR4 Voltage Requirement Per Memory Device	21
Table 2-4.	LPDDR4 Interface Signal Pin-outs	23
Table 2-5.	Power Requirement for eMMC Flash IC	24
Table 2-6.	MLSoC eMMC Interface Pin-out	25
Table 2-7.	I2C Dual M.2 Board Pin-out	
Table 2-8.	Power Requirements for MLSoC Ethernet PHY	27
Table 2-9.	Ethernet Interface Pin-outs	29
Table 2-10.	UART Interface Pin-outs	30
Table 2-11.	UART Connector Pin-outs	30
Table 2-12.	MLSoC JTAG Pin-outs	31
Table 2-13.	MLSoC JTAG Connector Pin-outs	32
Table 2-14.	MLSoC Quad SPI Programming Header Pin-outs	34
Table 2-15.	MLSoC GPIO Interface Pin-outs	
Table 2-16.	MLSoC PCIe Gen 4.0 x8 Dual M.2 Edge Connector Pouts.	
Table 3-1.	Dual M.2 Board - Clock Requirements	39
Table 5-1.	LED Requirements Supported on the M ¹ SoC ua ¹ .1. ² Board	43
Table 6-1.	PCB 10 Layer Stack-up	44
Table 8-1.	Emissions Results	47
Table 8-2.	Immunity Results	48

Revision History

This document describes the SiMa.ai MLSoC Dual M.2 Board. The table below provides a history of changes made to this document.

Date	Version	Description
August 11, 2023	А	Initial release.
November 7, 2023	В	Updated per technical and editorial review.

About this Document

SiMa.ai's Machine Learning System on Chip (MLSoC) delivers high-performance, effortless machine learning inference for embedded edge applications. Built on 16nm technology, the MLSoC's processing system consists of a computer vision processor, coupled with dedicated Machine Learning Acceleration (MLA) and high-performance application processors. Surrounding various processors are memory interfaces, communication interfaces, and system management, all connected via a Network on Chip (NoC). The SiMa.ai MLA Intellectual Property (IP) is the core of the SiMa.ai MLSoC which provides a platform for accelerating next generation machine learning applications.



Signal direction and Input/Output (IO) types mentioned in the output, are defined with respect to the MLSoC device.

Purpose and Scope

This document provides high-level design an μ hat 'ware reference information for the MLSoC Dual M.2 Board using the SiMa.ai M. SoC detice.

This document describes the MLSoC Paa. M.2 Poard including its implementation, blocklevel functional description of ench in erficie power requirements, reset sequence, and the Printed Circuit Board (PCB) chara teritors.

It covers the following topics:

- General safety gui elin sa. I pre autions
- Board overview
 - Configuration tails
 - Architectul and block level functional description of each interface
- Periphe al Co. po. ent Interconnect Express (PCIe) implementation
- rower it huirer lents
- Board & ecifications
- Clock / .quirements
- Reset sequence
- Operation and maintenance
- Signal Integrity (SI) and Power Integrity (PI) thermal analysis
- Environmental and compliance
- Technical support

Intended Audience

This document is intended for hardware/system engineers who are interested in deploying the SiMa.ai MLSoC Dual M.2 Board into their design. It also serves as a reference for the designers who want to design their own PCB with SiMa's MLSoC chip. An advanced knowl-

edge of high-speed circuit/PCB design, memory interfaces, and familiarity with various Ethernet, PCIe-based designs, etcetera (etc.), is required.

Known Issues

Issue: There are 32 GPIOs on the SiMa.ai MLSoC device. However, only 31 of them are available for use. **Resolution**: Not applicable.

Reference Documentation

These documents provide additional information in understanding the SiMA.ai products:

- MLSoC device, also known as the chip
- Palette software, also known as the SDK (Software Development Kit)

Name	Des lipti n	
MLSoC™ SM1 Datasheet	Provides product overvie and a hitectural overview of the MLSoC SM1 device. In action, n, it p. wittes pinout information, electrical specifications, thermal specifications, packaging information, and ordering information.	
MLSoC [™] Evaluation Board Hard- ware Reference Manual	Serves s a r .erenc. for the designers who want to design their own , `B/bc rr' with iMa.ai's MLSoC chip.	
MLSoC [™] Dual M.2 Board Product Brief	introc ces the key features of this product, including the interfaces and function block diagram of the Dual M.2 Board.	
MLSoC [™] PCIe Half-height, , , ,- length Production Board Proa、 † Brief	Introduces the key features of this product, including the interfaces and inctional block diagram of the MLSoC PCIe Half-height Half-length Board (PCIe HHHL Board).	
MLSoC [™] PCle Half-n. ¬ht, Han length Produc ⁺ⁱ [®] oar⊾ 'Hardware Reference N nual	Provides an overview of SiMa.ai's MLSoC PCIe Half-height Half-length Board including details on safety guidelines, clock requirements, power requirements, system reset, operation and maintenance, certification data, and so on.	
MLSoC [™] (M≏chine Learning Sys- em on Chip, Product Brief	Provides MLSoC highlights, overview and architecture features. It cov- ers basic power on, reset, and clock test procedures, SPI configuration, and board interfaces.	
MLSoC [™] Evaluation Board Product Brief	Introduces key features of the MLSoC device. In addition, it provides a functional block diagram that shows all the major blocks of the MLSoC Evaluation Board.	
Palette™ Developer User Guide	Describes the SiMa.ai's Palette software platform including how to compile, build, and deploy real-time applications, in conjunction with the MLSoC Evaluation Board. Additionally, the developers can debug, evaluate performance, and fine-tune applications.	
Palette™ Product Brief	Introduces the SiMa.ai's Palette software platform which is designed for complete ML stack application development.	

Table ii-1. SiMa.ai Docume' ...

URL Link	Description
1. https://developer.sima.ai/	Developer Zone for SiMa.ai customers. Request access for the latest soft- ware download and documentation by sending email to: devel- oper.mlsoc@sima.ai

List of Acronyms

The following acronyms are used in this document.

Acronym	Description		
DFM	Design for Manufacturability		
DFT	Design for Testability		
DRAM	Dynamic Random-Act ess N. mory		
EMI	Electromagnetic interferince		
eMMC	Embe Hed N ult vied Card		
FEXT	Far ^r ıd Cru s Taik		
ESD	'ecti static Jischarge		
HHHL	Half Length		
Gbps	Giga Bits Per Second		
GP'C	General Purpose Input Output		
2C	Inter Integrated Circuit		
BIS	IO Buffer Information Specification		
IC	Integrated Circuit		
JTAG	Joint Test Action Group		
LED	Light Emitting Diode		
MB	Mega Byte		
MHz	Mega Hertz		
MLSoC	Machine Learning System on Chip		
mm	Millimeter		
MDIO	Management Data Input/Output		
MIPI	Mobile Industry Processor Interface		

Table ii-3. Acronyms

Acronym	Description	
NEXT	Near End Cross Talk	
PCB	Printed Circuit Board	
PCle	Peripheral Component Interconnect express	
PCIe HHHL	Peripheral Component Interconnect express Half Height Half Length Board, also known as industry standard PCIe Low Profile Board.	
PD	Power Delivery	
PI	Power Integrity	
PMIC	Power Management Integrated Circuit	
POS	Position	
QSPI	Quad Serial Peripheral Interface	
R/A	Right Angled	
RoHS	Restriction of Hazarde hstan	
S	Scattering	
SBC	Single Board Computer	
SD	Secur 'tal	
SGMII	Seria Gigabit Media-Independent Interface	
SI	Sign. Untegrity	
SMD	S. face Mount Device	
SDIO	Secure Digital Input Output	
βPI	Serial Peripheral Interface	
Ть.	To Be Determined	
L ART	Universal asynchronous receiver-transmitter	
USB	Universal Serial Bus	

Table ii-3. Acronyms (continued)

Chapter 1 General Safety Guidelines and Precautions

This chapter provides general safety guidelines and precautions when handling the MLSoC Dual M.2 Board. These guidelines and precautions must be followed when handling the MLSoC Dual M.2 Board and working with electricity to avoid any damage to the board and personal injury.



Follow these safety precautions and warnings. Failure to comply may result in damage to the board.

- Use proper ESD grounding techniques when handling file parce
- Wear an antistatic wrist strap and use an ESD-protecter' ma
- Do not touch the board in power on state.
- Store the board in an antistatic bag befor p. cing '+ n any surface.
- Handle the module from the edges and c roid to ching any of the onboard ICs/components.
- Do not connect any higher l/ volt galev signals than specified in the SM1 Datasheet.
- Use the appropriate power supply that is supplied with the module.
- After power on, m ke s re c' the Jower indication LEDs are lit.



Use the following afery precautions. Failure to comply may result in damage to the board and on esul in perional injury.

Boards are not conformal coated and can get damaged due to water or any other conductive liquids. Keep water and other conductive liquids away from the MLSoC Dual 1.2 Soard.

Chapter 2 Overview

The MLSoC Dual M.2 Board has been designed to meet the next generation edge applications and includes the following:

- PCIe Gen 4.0 x8 interface, I2C, SPI-8, 1G Ethernet, JTAG, UART, LPDDR4, and GPIO interfaces.
- The board's form factor has the board edge fingers for the PCIe x8 interface of 150 pins in the south edge of the PCB (Printed Circuit Board).



Figure 2-1. shows the top view of the MLSoC Dual M.2 Board.

2.1 Architect re

The MLSoC Dual M.2 Board was designed using the MLSoC device. Its high-level architecture functional block diagram is shown in **Figure 2-2**.



Figure 2-2. ML SoC Val M.2 Board Functional Block Diagram



Do ont use the board for any purpose other than its intended use.

2.2 Dual M.2 Board Features

- 1x of PCIe Gen 4.0 x8 link Interface with standard board edge connector in Dual M.2 Board configuration.
- 4x 4GB 32Bit LPDDR4 DRAM Interface
- 1x 16GB eMMC Flash Memory Interface
- 1x 128Mbit QSPI NOR Flash Interface
- 2x SGMII Interface for 1 Gbps Ethernet PHY
- 2x I²C Interfaces with header
- 1x JTAG Interface (optional)
- 1x Debug UART for tRoot
- 1x Debug UART for Linux

2.2.1 Board Dimensions (Form Factor)

- Form Factor: 110mm (L) x 46mm (H) Standa, ' Jua. M.2 _Jard
- Height restriction: 1.62mm on top layer and 1.9m. non bottom layer. Height keep out defines the SMT component and does not include the heat sink or thermal materials

2.2.2 Board Operating Temperatur

- 40°C to +85°C (Industrial grace)
- 0°C to 70°C (commercial g. de)

2.3 MLSoC Dual M.2 Board Interface

2.3.1 MLSoC Architecture

SiMa.ai MLSoC is the main processor for MLSoC Dual M.2 Board. Following are the details of the MLSoC Dual M.2 Board chip set:

- Part Number:
 - SM1-200A-C0AA0 (Commercial 50 TOPS) 1 GHz clock speed
 - SM1-200A-I0AA0 (Industrial 40 TOPS) 816 MHz clock speed
- DRAM Controller: 4x 32-bit DRAM
- PCIe blocks: 1x PCIe Gen 4.0 x8 lanes
- SGMII block for Ethernet PHY: 2x 1Gbps
- Total Number of IOs: 32 GPIOs
- Package: 1369-ball high-performance Flip Chip Ball (rid .n. v (FCBGA) package
- MLSoC temperature grade:
 - -40°C to +85°C (Industrial)
 - 0°C to 70°C (Commercial)

2.3.2 MLSoC Power Requirements

Power Rail	דירוי Voic ge	Tolerance	Selected Regulator Max Current Output (A)
MLSoC_Cc 3	7.85V	-7% to +10%	40
VDIO	1.8V	-7% to +10%	2.4
VDDQ	1.1V	-7% to +10%	2.5
	1		I J

Table 7 (1. N. S. Pov er Requirements

2.3.3 Power Up Sequencing

The MLSoC and memory interface supply voltages are powered up by separate regulators than the ones used for generating the power supply for other on-board circuitries.

Figure 2-3. shows the preliminary implementation of the power sequencing of the MLSoC Dual M.2 Board.



Figure 2-3. Dual 2 Boa. Power Up Sequencing Implementation

The values which regiven in "ms" are the soft-start time for each regulator. The current values in Ai ps are the maximum current which can be sourced by the regulator, not the actual power regulatement. More details on power circuitry for the entire board are provided i. **Chapter**

2.4 MLSoC Interfaces

This section contains detailed information about all the interface design enabled on the MLSoC Dual M.2 Board.

2.4.1 Dual M.2 Board Specifications

ltem	Name	Description
1	Processor/SoC	SiMa.ai MLSoC
2	LPDDR4	4x 4GB SDRAM – LPDDR4.
3	eMMC	16GB eMMC 5.1 industrial N, ¹ D
4	l ² C	2x I ² C interface
5	SGMII	2x SGMII for two 1G Ethr net FHYs
6	UART	2x UART intra ces
7	JTAG	1 JTAC (op. nal)
8	Quad SPI	1 x Qu. 'SPI inturfaces
9	PCIe Gen 4.0	PC' . Gen 4.J x8 Interface
10	Cooling	Condiction cooled
11	Operating Temperating re	9°C to 70°C (commercial) − 40°C to +85°C (Industrial)

 Table 2-2. Dual M.2 Board Specifications

2.4.2 LPDDR4 Interface (32-bit)

- 4x 32-bit LDDDr 1 memory controllers are present in the MLSoC chip/device.
- DRAM ddressing up to 16GB is supported by the MLSoC.
- Each men., controller supports a maximum of 933MHz for the clock frequency.
- The vol age requirement for each memory controller is as follows:
 - R_VDD = 0.85V
 - DDR_VDDQ = 1.1V
 - DDR_VAA = 1.8V
 - VREF voltage to be supplied internally
- The ZN pin for connecting the calibration resistor of each memory controller must be pulled to ground through an external 120-ohm ±1% calibration resistor.
- The ALERT_N signal is an output signal from the memory controller. So this signal for each controller needs to be connected to a test point on the board.
- 4x 32-bit LPDDR4 chips with P/N MT53E1G32D2FW-046 IT:B from Micron are mounted on the MLSoC Dual M.2 Board.

- Each LPDDR4 chip is of 4GB density.
- Supports four 32-bit LPDDR4 memory controllers and PHY interfaces operating at up to 3733 million transfer/s.
- Voltage requirement of each LPDDR4 IC is as follows:
 - VDD1 = 1.8V
 - VDD2 = 1.1V
 - VDDQ = 1.1V
- The LPDDR4 device requires voltage sequencing. VDD1 must ramp at the same time or earlier than VDD2. VDD2 must ramp at the same time or earlier than VDDQ. Also, VDD1 must be greater than VDD2 and VDD2 must be greater than VDDQ – 200mV.
- Since separate controllers are present in the MLSoC, command/address, control and data signals connected one to one from the MLSoC to Lr DR4 memory devices.
- The ZQ calibration pins of the DDR are connected to VDDQ the pugh 240-ohm ±1% resistor.
- The Zn and Zn_S pins of the MLSoC are shorted and comerced to ground through a single 120-ohm <u>+</u>1% resistor.
- The LPDDR4 memory device command or ... add or s On Die Termination (ODT) control signals, ODT_CA_A, ODT_CA_B = pulled to VDD2 for enabling on-die termination.
- The power requirement for each them any controller in the MLSoC is shown in Table 2-3.

Item No.	l ower Pail	Voltage (V)	Tolerance	Current Requirement (A)
1	V 91	1.8	±100mV	0.033
	VDD2	1.1	±40mV	1.012
3	VDDQ	1.1	±40mV	0.0105

Table 2-3. CDR. Vonage Requirement Per Memory Device

Figure 4. shows the bock level connection between MLSoC and LPDDR4.





T ie MLSoC four LPDDR4 memory device are connected to four LPDDR4 memory device i. stances.

Interface S	ignals	IO Description	
MLSoC	LPDDR4		
DM_RST_N	RESET N	OUTPUT	
DM_CSA[1:0]	CS[1:0]_A	OUTPUT	
DM_CKEA[1:0]	CKE[1:0] A	OUTPUT	
DM_CKTA	CK_t_A	OUTPUT	
DM_CKCA	CK_c_A	OUTPUT	
DM_CAA[5:0]	CA[5:0]_A	OUTPUT	
DM_DQA[15:0]	DQ[15:0]_A	Bi-directional	
DM_DMIA[1:0]	DMI[1:0]_A	Bi-directional	
DM_DQSTA[1:0]	DQS[1:0]_t_A	Bi-direction	
DM_DQSCA[1:0]	DQS[1:0]_c_A	Bi-direct, M	
DM_CSB[1:0]	CS[1:0]_B		
DM_CKEB[1:0]	CKE[1:0]_B	TPUT	
DM_CKTB	CK_t_B	י גער	
DM_CKCB	CK c_B	OI IPUT	
DM_CAB[5:0]	CA[5:0]_1	OUTPUT	
DM_DQB[15:0]	JQ[1]_4	Bi-directional	
DM_DMIB[1:0]	ل [1:0]_⊾	Bi-directional	
DM_DQSTB[1:0]	⊾`\$[1:0,_ <u>`</u> _B	Bi-directional	
DM_DQSCB[1:0]	DQS[1:0]_c_B	Bi-directional	

Table 2-4. LPDDR4 Interface Signal Pin-outs

 $\overline{\mathbf{C}}$

2.4.3 MLSoC eMMC Interface

- The eMMC controller in the MLSoC is compliant with the eMMC 5.1 specification and earlier versions.
- The MLSoC supports clock speed up to 52MHz.
- A 16GB eMMC Flash with P/N SDINBDG4-16G-XI1 is used on the Dual M.2 Board.
- This is an eMMC 5.1 with HS400 interface and eMMC Flash (NAND type memory).
- The sequential read speed of this flash is 300MBps and the write speed is 80MBps.
- The voltage requirement for the eMMC flash IC is as follows:
 - Core Voltage (VC) = 3.3V
 - IO Voltage (VCCQ) = 1.8V
- The eMMC flash device supports variable clock frequences of 0-20MHz, 0-26MHz (Default), 0-52MHz (High-speed), 0-200MHz Single Data Rate (HS200), 0-200MHz Double Data Rate (HS400).
- The mechanical design of the eMMC device is Jc at Electro Device Engineering Council (JEDEC) compliant.
- The eMMC Card detect pin EMMC_CRD_D⁺⁺ N is bulled low to indicate that an eMMC flash is connected.
- The eMMC write protect pin EMMC CCC_N_PROT is used to configure eMMC as read only. Both pull-up and pull-down cotions are provided, and by default, this pin should be pulled high.

Item No.	Po. er Rali	Voltage (V)	Tolerance	Current Requirement (A)
1	vcc	3.3	± 300mV	0.23
2	VCCQ	1.8	± 150mV	.295

aL - 2-5. Power Requirement for eMMC Flash IC

F ture 2-5. represents the block-level connection between the MLSoC and the eMMC fla.





See Table 2-6. for the MLSoC eMMC interface pin-out.

Tab	ole 2-6. MLSoC (eMMC Intel ace Pin-out
Interface Sign	als	Signal Description
MLSoC	ММС	Signal Description
EMMC_CLK	GEN	OUTPUT
EMMC_CLK_FB	CLK	INPUT
EMMC_DAT_STB	M_STB	INPUT
EMMC_CMD	CMD	Bi-directional
EMMC_RST_1	EM_RST	OUTPUT
EMM _DAT[2, 1	DAT0-DAT7	Bi-directional
LMMC_CRL_ FT * (Card c' tect)	NA	INPUT

	Table 2-6	MLSoC eMM ²	Inte.	, JCo	Pin-out
--	-----------	------------------------	-------	----------	---------

2.4.4 MLSoC I2C Interface

EMMC_C .D_WR_PROT

.ite protect)

- Two IC controllers are present in the MLSoC.
- The I2C controllers' clock frequency is up to 400 KHz for fast mode as per standard.

INPUT

All the I2C SCL and SDA lines are provided with 2.2K-ohm pull-up resistors.

NA

• The I2C0 bus signals are connected to both the 10-pin header J6 as well as one of the Dual M.2 connectors J3. The I2C1 bus signals are connected to both the 10-pin header J6 as well as one of the Dual M.2 connectors J4.

Figure 2-6. shows the block level connection between I2C interfaces of the MLSoC.



Figure 2-6. MLSOC 12C Interface

 Table 2-7.
 shows the Dual M.2 Board pin-out.

Table 2-7. 12C Du	л М.,	Board	Pin-out

I2C Interface Signal	Level Translator	l2/ 10 in H adr. Pi	Dual M.2 Edge Connector Pin	IO Standards
I2C0_SCL	A1/B1	Ju.J	J3.40 and J4.69	Output
I2C0_SDA	,2/B^	J6.6	J3.42 and J4.67	Bi-directional
I2C1_SCL	′вз	J6.1	J4.55	Output
I2C1_SDA	`4/B4	J6.2	J4.53	Bi-directional
3.3V power	N _F .	J6.9 and J6.10	х	Power
GND	NA	J6.3 and J6.7	х	Power
NC	NA	NA	Х	No Connect

2.4.5 Ethernet MAC Interface

- Four 1Gigabit Ethernet controllers are present in the MLSoC device.
- The MLSoC Media Access Control (MAC) supports an SGMII Interface. With the Dual M.2 Board, the SGMII interface from the MLSoC is directly brought out and connected to the Dual M.2 edge connector.
- The voltage requirement for the MLSoC Ethernet SGMII is as follows:
 - ETH_VP = 0.85V
 - ETH_VPH = 1.8V
- The SGMII MAC signals run at a 1.8V IO level
- A 156.25MHz Low Voltage Differential Signaling (LVDS) clock with P/N ASEMPLV-156.250MHz-LR-T is connected to the Ethernet MAC reference clock pins.
- The Ethernet RESREF pin of the MAC is tied to ground via a 2 0-ohm ±1% resistor on the board.

Table 2-8. describes the power requirements for the MLJor Eti Unet PHY.

Item No.	Power Rail	Voltage (1)	Tolerance	Current Requirement (A)
1	ETH_VPH	1.8	± 125mV	0.086
2	ET'4_VP	0.85	± 110mV	0.05

Table 2-8.	Power	Requireme	pt-for N	'Sou	Ethernet PHY
	1 01101	ricquirerrie	VI I	0.0	

Figure 2-7. shows the lock Lagram which represents the block level connections between the MLSoC and clip Duul M.2 edge connector.



Figure 2-7. MLSoC - erne Interface



Inter	Interface Signals		
MLSoC	Edge Connector/Oscillator	IO Standards	
ETH_REF_PAD_CLK_P	ETH_REFCLK_156.250MHz_P	Ethernet REF clock +ve	
ETH_REF_PAD_CLK_N	ETH_REFCLK_156.250MHz_N	Ethernet REF clock -ve	
ETH_0_TX_P	ETH1_TX_P	Ethernet1 Transmitter +ve	
ETH_0_TX_M	ETH1_TX_N	Ethernet1 Transmitter -ve	
ETH_0_RX_P	ETH1_RX_P	Ethernet1 Receiver +ve	
ETH_0_RX_M	ETH1_RX_N	Eth⊾ ret1 Receiver -ve	
ETH1_TX_P	ETH2_TX_P	F et2 . insmitter +ve	
ETH1_TX_M	ETH2_TX_N	Et' Jrne Transmitter -ve	
ETH1_RX_P	ETH2_RX_P	Emernet2 Receiver +ve	
ETH1_RX_M	ETH2_RX_N	Ethernet2 Receiver -ve	

Table 2-9. Ethernet Interface Pin-outs

2.4.6 MLSoC UART Interfaces

- Five UART controllers are preamt, the 'ILSoC device. UARTB is used for Troot boot and UART2 is used for Linu about functions. The remaining MLSoC UART ports are not utilized on this board desig
- The Level translato with 7/N I XS0102DCT are used to convert the MLSoC UART signals to a 3.3 IO leve

Figure 2-8. shove the C RT interfaces of the MLSoC.



Figure 2-8. MLSoC UART Interface

 Table 2-10.
 shows the UART interface pin-outs.

Inter	face Signals	IO Standards	
MLSoC	Signal Name		
UART_TX	TXD	OUTPUT, 3.3V	
UART_RX	RXD	INPUT, 3.3V	

Table 2-10. UART Interface Pin-outs

Table 2-11. shows the UART connector pin-outs.

6-pin Connector Pin		Circul T
Pin No.	Signal Name	Siç val T _ P
1	GND	round
2	NC	i Connected
3	NC	Not Connected
4	TXD	Trail, mit Asynchronous Data output
5	RXD	Receive Asynchronous Data input
6	NC	Not Connected

Table 2-11. UART Connector Pin-outs

2.4.7 Joint Test Action Greenp (JTAG) Interface

- One standard, TAG is erface and one Test JTAG interface are present in the MLSoC. In Dual M.2 Poaro, Test JTAG connector is not populated.
- Normally the J 'AG interface is used for programming/debugging the MLSoC using an external programmer device.
- Since the MLSoC JTAG signal IO level is 1.8V, a JTAG buffer device with P/N SN74L C244ARWP is used for the JTAG signals for the programmer device.
- One separate 14-pin connector with P/N: 15916142 is used for the JTAG interface as well as the JTAG test signals interface.

Figure 2-9. shows a representation of both normal JTAG and Test JTAG interfaces of the MLSoC.



3

 Table 2-12.
 shows the MLSoC JTAG pin-out

Table 2-12 MLS C J AG Pullouts

Signal Name	JTAG P .ne.	IO Logic
тск	~ <u>12/.</u> '?	INPUT, 1.8V
TDI	1A3, ⁷ 3	INPUT, 1.8V
TDO	2+. ′2Y1	OUTPUT, 1.8V
TMS	1A1/1Y1	INPUT, 1.8V
RST, J	1A4/1Y4	OUTPUT, 1.8V

ble 2-13 shows the MLSoC test JTAG pin-outs.

Pin Number	Signal Name	Description
5	VCC	Voltage
1	TMS	Test Mode Select
11	ТСК	Test Clock
7	TDO	Test Data Out
3	TDI	Test Data In
2	TRSTn	RESET
8,10,12	GND	Ground
4,6,9,13,14	NC	No conr. >t

Table 2-13. MLSoC JTAG Connector Pin-outs

2.4.8 MLSoC SPI-8 Interface

- One quad and two Octal SPI controllers are present a M. Sof device, namely SPIB, SPIO, and SPI1.
- The SPI0 controller from the MLSoC is used, conject the SPI flash, where the initial boot loader is present and the MLSoC bots up fter power on by reading this flash.
- For the MLSoC Dual M.2 Board, bot it the SPIC and the SPI1 controller bus signals are not connected to any device.
- A 128-Mbit Quad SPI flash / with P/in w25Q128JWSIQ is used as boot ROM. This IC is an 8-bit SPI with a maximum cloc state of 133MHz.
- A 10 POS 100Mils n. .der onnector with P/N 10129381-910004BLF is used for flashing the SPI through an Aa. dvar I2C/SPI Host Adapter.

Figure 2-10. show s the MLSUC SPI-8 interface.





Table 2-14. shows the MLSoC qua 'Shi unterface Pin-outs.

MLSoC Signal Name	SPI Flash Signal Name	Description
J5.1	RESET_EXT	Externally controlled RESET Input
J5.3	SPI_GPI00	GPIO to control MUX select line
J5.4	SPB_C_D2	SPI Data 2 Signal
J5.5	SPB_C_D1	SPI Data 1 Signal
J5.6	SPB_C_D3	SPI Data 3 Signal
J57	SPB_C_SCLK	SPI Clock Signal
J5.8	SPB_C_D0	SPI Data 0 Signal
J5.2, J5.9, J5.10	GND	Ground nr .

 Table 2-14.
 MLSoC Quad SPI Programming Header Pin-outs

2.4.9 GPIO Interface

- 32 GPIO signals are available in the MLS /C oc vice.
- Only 10 GPIOs are used in the MLSoC Duc M.2 Board design; the remaining GPIOs are NC.
- 4x of GPIOs are connected to. Dh. swit/ n, SW2, for software configuration.
- 6x of GPIOs are connected to the 1.2 edge connector interface, J3.
- GPIO0 and GPIO1 relusing to the PCIE_WAKE_N and the PCIE_CLKREQ functions, respectively.

Figure 2-11. show s the MLS C GPIO interface.




Table 2-15. shows the MLSoC GPIO Interface Pin-outs.

۱

Pin Number	S nali, me M' soC	Description
J4.30/J3.54	1L_GF 20	PCIE_WAKE_N
J4.28/3.52	ML_GPI01	PCIE_CLKREQ
J4.26	ML_GPI02	General Purpose IO
14.24	ML_GPI03	General Purpose IO
J4.22	ML_GPI04	General Purpose IO
J4.20	ML_GPI05	General Purpose IO
Svv2.8	ML_GPI010	General Purpose IO
SW2.7	ML_GPI011	General Purpose IO
SW2.6	ML_GPI012	General Purpose IO
SW2.5	ML_GPI013	General Purpose IO

2.4.10 PCIe Interface

- 1x PCIe Gen 4.0 x8 PHY controller is present in MLSoC device.
- The PCIe Gen 4.0 supports per lane link speeds of up to 16Gbps.
- The PCIe PHY supports as an endpoint when in PCIe mode.
- On board 100MHz oscillator with P/N 510DBA100M000AAG is used as a PCIe reference clock (optional).
- The voltage requirement for PCIe PHY Controller is as follows:
 - PCIe_VP = 0.85V
 - PCIe VPH = 1.8V
- The REFRES Pin of the PHY controller is for calibrating the termination resistance of the TX and RX lines is connected to a 200-ohm ±1% precisio, resistor.
- In the MLSoC Dual M.2 Board all of the PCIe lanes are connected to the board edge connector and the board operates only as an end point ac colleration board.
- Two standard M.2 75-pin board edge connection: U3 a d U , are used to interface the MLSoC Dual M.2 Board with a motherboard.

Figure 2-12. shows the PCIe Gen 4.0 interface inclusion block diagram.



Figure 2-12. x8 PCIe Gen 4.0 Interface Functional Block Diagram

Table 2-16. shows the MLSoC PCIe Gen 4.0 x8 Dual M.2 Edge Connector pin-outs.

Edge Connector Pin Number	Edge Connector Signal Name	Signal Name	Description
J3.55	PCIE_CLK_QO_C_P	PCI_ED_CLK_P	IN, PCIe Reference clock+
J3.53	PCIE_CLK_QO_C_N	PCI_ED_CLK_N	IN, PCIe Reference clock-
J3.49	PCIe_RX0_P	PCIE_RX_P[7]	IN, Lane 7 Receive Data+
J3.47	PCle_RX0_N	PCIE_RX_N[7]	IN, Lane 7 Receive Data-
J3.43	PCle_TX0_P	PCIE_TX_P[7]	OUT, Lane 7 Transmit Data+
J3.41	PCle_TX0_N	PCIE_TX_N[7]	OUT, ⊾ าe 7 Transmit Data-
J3.37	PCle_RX1_P	PCIE_RX_P[6]	'., Ine & Veceive Data+
J3.35	PCle_RX1_N	PCIE_RX_N[6]	IN' Lan Receive Data-
J3.31	PCle_TX1_P	PCIE_TX_P[6,	OU, _ane 6 Transmit Data+
J3.29	PCle_TX1_N	PCIE_TX	OUT, Lane 6 Transmit Data-
J3.25	PCle_RX2_P	PCIE P[5]	IN, Lane 5 Receive Data+
J3.23	PCle_RX2_N	-CIE X_N, 1	IN, Lane 5 Receive Data-
J3.19	PCle_TX2_P	JIE_T _P[5]	OUT, Lane 5 Transmit Data+
J3.17	PCle_TY2_N	PCIE_TX_N[5]	OUT, Lane 5 Transmit Data-
J3.13	PC RY3_	PCIE_RX_P[4]	IN, Lane 4 Receive Data+
J3.11	PCle_R/ N	PCIE_RX_N[4]	IN, Lane 4 Receive Data-
J3.07	PCle_ Y3_P	PCIE_TX_P[4]	OUT, Lane 4 Transmit Data+
J3.05	ı `'le_TX3_N	PCIE_TX_N[4]	OUT, Lane 4 Transmit Data-
14 49	PCIe_RX4_P	PCIE_RX_P[3]	IN, Lane 3 Receive Data+
J4.47	PCle_RX4_N	PCIE_RX_N[3]	IN, Lane 3 Receive Data-
J4.43	PCIe_TX4_P	PCIE_TX_P[3]	OUT, Lane 3 Transmit Data+
J4.71	PCIe_TX4_N	PCIE_TX_N[3]	OUT, Lane 3 Transmit Data-
J4.37	PCIe_RX5_P	PCIE_RX_P[2]	IN, Lane 2 Receive Data+
J4.35	PCIe_RX5_N	PCIE_RX_N[2]	IN, Lane 2 Receive Data-
J4.31	PCle_TX5_P	PCIE_TX_P[2]	OUT, Lane 2 Transmit Data+
J4.29	PCIe_TX5_N	PCIE_TX_N[2]	OUT, Lane 2 Transmit Data-
J4.25	PCIe_RX6_P	PCIE_RX_P[1]	IN, Lane 1 Receive Data+
J4.23	PCIe_RX6_N	PCIE_RX_N[1]	IN, Lane 1 Receive Data-
J4.19	PCle_TX6_P	PCIE_TX_P[1]	OUT, Lane 1 Transmit Data+
J4.17	PCIe_TX6_N	PCIE_TX_N[1]	OUT, Lane 1 Transmit Data-

Table 2-16. MLSoC PCIe Gen 4.0 x8 Dual M.2 Edge Connector Pin-outs

Edge Connector Pin Number	Edge Connector Signal Name	Signal Name	Description
J4.13	PCIe_RX7_P	PCIE_RX_P[0]	IN, Lane 0 Receive Data+
J4.11	PCIe_RX7_N	PCIE_RX_N[0]	IN, Lane 0 Receive Data-
J4.07	PCIe_TX7_P	PCIE_TX_P[0]	OUT, Lane 0 Transmit Data+
J4.05	PCIe_TX7_N	PCIE_TX_N[0]	OUT, Lane 0 Transmit Data-

Table 2-16. MLSoC PCIe Gen 4.0 x8 Dual M.2 Edge Connector Pin-outs	(continued)	
	(00	

Chapter 3 Clock Requirements

3.1 Clock Requirements

The clock requirements of the MLSoC Dual M.2 Board is provided in Table 3-1.

ltem No.	Oscillator Frequency	Clock Source	Frequency Stability/T olerance	Device	Interface
1	100MHz	Oscillator (optional)	+/-30ppm	MLSoC	 Ye PHY reference clock (oponal)
2	33MHz	Oscillator	+/-10ppm	M. `oC	Used as MLSoC reference clock
3	32.768KHz	Crystal	+/-20ppr	Mi. 100	RTC reference clock
4	156.25MHz	Oscillator	+/-50µ, n	. 'LSoC	Ethernet MAC Reference clock

Table 3-1. Dual M.2 Board - Clock Requirements



Chapter 4 Power and Reset

This chapter describes the following topics:

- The power requirements
- The Buck regulator for the MLSoC core voltage of 0.85V@40A
- The Buck regulator for the LPDDR4 Controller VDDQ voltage and LPDDR4 IC 1.1V@2.5A
- The Buck regulator for the MLSoC IO voltages, the LPDDR4 VDD, and the eMMC VDDQ 1.8@2.4A
- The 5V Boost regulator to supply the VDD pin of 0.85V but'regulator
- The system reset

4.1 **Power Requirements**

The board has different power inputs for different co-figurations. The main power input is connected to the regulator circuitry to generate n. Itiple power requirements for the MLSoC and all on-board interface circuitry.

4.1.1 Circuit Protection

To suppress high-frequency nois 2, the oby reducing the risk of equipment malfunction, the board includes multiple Twil filte 3 and 1. rite beads, where necessary.

4.1.2 Power Tree

The power supplies required for the MLSoC and memory interfaces are generated from regulators that are separate from the regulators for generating the power supply for other interface circum, so, the board. The power supplies are described below.

- J.J. / m. n sup ly is provided by the M.2 interface of the host machine. Three different Buck requires are used for the Dual M.2 Board power supplies:
 - 3.3' main supply is provided by either the PCIe base board or the ethernet board.
 - A Buck Regulator for Core Voltage 0.85V
 - A Buck Regulator for IO voltage, LPDDR4 VDD1, and the eMMC VDD1 supply of 1.8V
 - A Buck Regulator for the LPDDR4 memory devices and the LPDDR4 Controller VDDQ Supply of 1.1V
- A IO voltage is ramped up before the core voltage of MLSoC.
- The multiple buck regulators and a PMIC is used for both the power supply of other interfaces on the board.
- The 0.85V power rail is using a regulator with P/N TPS548D21RVFT. The 1.8V and the 1.1V power rails are using their own NCP1599 regulator.

4.2 Buck Regulator for MLSoC Core Voltage 0.85V @ 40A

- Part Number: TPS548D21RVFT
- Package: LQFN-CLIP
- Operating Temperature: -40C to +125°C

TPS548D21RVFT is a fully integrated buck converter with synchronous MOSFET switches and high-performance inductors. This IC will convert 3.3V to 0.85V@40A and is used for power supply pins for the internal core logic of the MLSoC. A wide range of input from 1.5V to 16V can be supplied to this IC. Since IO voltage of MLSoC needs to be ramped up before the core voltage, the CTRL pin of this IC is connected to the IO voltage regulator output.

4.3 Buck Regulator for LPDDR4 Controller VDDQ Voltage and LPDDR4 IC 1.1V@2.5A

- Part Number: NCP1599MNTWG
- Package: DFN6
- Operating Temperature: -40°C to +85°C

This buck regulator is used to generate $1.1VC \ge$. A from the 3.3V regulated supply. The output voltage is supplied to MLSoC LPDD. VDD2 VDDQ and LPDDR4 Controller VDDQ Pins. This IC comes with integrated MOSEFTs Also, this device has a wide input range from 3V to 5.5V.

4.4 Buck Regulator for MLSc C I(Vo.`ages, LPDDR4 VDD, eMMC VDDQ 1.8@ 2.4A

- Part Number: NCD159, MNT WG
- Package: DFI
- Operatir J to the ture: -40°C to +85°C

Thi work regulated is used to generate 1.8V@2.4A from the 3.3V regulated supply. The catput voltage as supplied for MLSoC IO voltage, LPDDR4 VDD1 and other voltages required for different interface controllers. This IC comes with integrated MOSFETs. Also, the device has a wide input range from 3V to 5.5V.

4.5 Boost Regulator to Supply VDD Pin of 0.85V Buck Regulator

- Part Number: XC9140A501MR-G
- Package: SC-74A, SOT-753
- Operating Temperature: -40°C to +85°C

This buck regulator is used to generate the 5V from 3.3V regulated supply. The output voltage of this regulator is supplied to the VDD pin of the 0.85V buck regulator. Since there is no 5V voltage source in this design, a separate boost is used to provide the required voltage to the controller power supply of the 0.85V buck regulator.

4.6 System Reset

The Power ON reset functionality of the MLSoC Dual M.2 Board is implemented in one of two ways:

- By asserting the PERST# via the PCIe bus from the M.2 interface
- By pressing the hardware reset button, SW3, on the MLSoC Dual M.2 Board.



Board Power up will be completed and it will come out of reset. Once the MLSoC chip is out of reset, the MLSoC Dual M.2 Board will boot. The PHY settings need to be applied to the PCIe PHY before the PERST # de-asserts.

Figure 4-1. shows the system reset.



Figure 4-1. System Reset

- An on-board net sw. sh with P/N PTS810 SJM 250 SMTR LFS is used to reset the board.
- An ESE protection diode with P/N ESD5Z2.5T1G is used to protect MLSoC from high surges.
- The cap citor in the CT pin is used to select the RESET delay time.

Chapter 5 Operation and Maintenance

This chapter describes the following topics:

- LED requirements
- Test points

5.1 LED Requirements

The LED features as shown in Table 5-1. are supported on the MLSoC Dual M.2 Board.

Table 5-1. LED Requirements Supported on the ML	U. Du	a M.2 Board
	20	

Item No.	Signal	LED Color	itatus
1	RESET_IN_N	RED	MLSoC reset

5.2 Test Points

Depending on the space availability, test prints are provided (wherever necessary) for voltages and ground.

Chapter 6 PCB & Packaging

This chapter describes the following topics:

- PCB size and thickness
- Board layer description

6.1 PCB Dimensions

- PCB Size (Dual M.2 form factor): 110mm (L) × 46mm (W)
- PCB Thickness: 0.8mm (H)

6.2 Board Layer Description

The PCB stack-up includes 10 layers and the laye eque ce is as shown in Table 6-1.

Item No.	Layer Descript'
1	1 2
2	iND1
3	Jr1
4	C 1D2
5	SIG2
6	VCC1
7	GND3
8	SIG3
8	GND4
	воттом

Table 6-1. PCB 10 Layer Stack-up

Chapter 7 Signal and Power Integrity Analysis

Signal and power integrity are major factors which decide the performance and functionality of a device. This chapter describes the following topics:

- Pre-layout Signal Integrity (SI) Analysis
- Post-layout Signal Integrity Analysis
- Power Integrity (PI) Analysis
- Thermal Analysis

7.1 Pre-Layout Signal Integrity Analysis

Pre-layout signal integrity analysis is done once the placement is finalized and before starting the routing of the signals. The main purpose of the pre-layout sis is to develop design constraints.

7.2 Post-Layout Signal Integrity Analysis

Post-layout SI analysis is done after the layout disign and feedback is implemented. The following are the major analyse, which cites citried out for PCIe and DDR interfaces. The post-layout SI analysis verifies the long list ce to the design constraints.

- S-parameter Analysis (Inselition Io), Return Loss, FEXT & NEXT): The S-parameter simulation is a weight it to it characterize complex circuits at high frequency to ensure signal integ. S-p. ameter simulation is a type of Alternating Current (AC) simulation that resent the small-signal behavior of the device at the given temperature, b as conditions, and input signals.
- Crosstalk and ys at Cross talk occurs when energy in one signal couples onto another signal. To avoid this, signal spacing, voltage swing, distance to ground, typical cross talk and typical rough are analyzed.
 - *Eye Anc ysis*: Eye diagrams help to identify the signal quality and the noise margins. This helps in identifying the noise sources and in improving the signal quality.

7.3 Power Integrity Analysis

Post-layout PI analysis is done after the layout design and feedback has been implemented.

• *IR (Intermediate Resistance) Drop Analysis*: There are many inter-dependent factors that can impact IR drop including signal flow path, trace geometry, thermal effect, impedance matching, and count and size of via.

7.4 Thermal Analysis

Board level thermal analysis is done for ambient temperature and feedback is implemented. This helps in identifying temperature dense areas on the board for ambient temperature. The result of this analysis is considered for the SiMa.ai MLSoC Dual M.2 Board heat sink design.

Chapter 8 Certification Data

This chapter provides certification data and describes the summary of emissions and immunity test results.

The Equipment Under Test (EUT) was configured for testing in accordance with requirements of the EN 55032: 2015/A11: 2020, BS EN 55032:2015+A1:2020, and EN/BS EN 55035:2017/A11:2020 standards.

8.1 Summary of Test Results

8.1.1 Emissions

Table 8-1. shows the Emissions results.



Standard	Test Desc 'otion	Result
EN/BS EN 55032 Section A.3	Cor luctra Emissions	Note ^a
EN/BS EN 55032 Section A.2	Padia 15 nissions	Compliant with Class A Limits
EN/BS EN 61000-3-2	Harmor Current Emissions	Note ^a
EN/BS EN 61000-3-3	oltage Fluctuation and Flickers	Note ^a

Table 8-1. Emissions K, cults

a. The EUT was Dir. or vrrent C) powered.



f gnal Line/ Tata cables were not longer than 3m in length.

 Table 8-2.
 shows the Immunity results.

Standard	Test Description	Result
EN/BS EN 55035 Section 4.2.1	Electrostatic Discharges EN/BS EN 61000-4-2	Compliant
EN/BS EN 55035 Section 4.2.2.2	Continuous Radiated Disturbances EN/BS EN 61000-4-3	Compliant
EN/BS EN 55035 Section 4.2.4	Electrical Fast Transients EN/BS EN 61000-4-4	Note ^a
EN/BS EN 55035 Section 4.2.5	Surges EN/BS EN 61000-4-5	Note ^a
EN/BS EN 55035 Section 4.2.2.3	Continuous Conducted Dist bances EN/BS EN 61000-4-6	Note ^a
EN/BS EN 55035 Section 4.2.3	Power-frequency Magnetic rice 's EN/BS EN 61000-2-3	Compliant
EN/BS EN 55035 Section 4.2.6	Voltage Dips and Inc. rupt. as EN/BS EN/ 000-4, 1	Note ^a

a. The EUT was DC powered.



Signal Line/data cables were not long r than 3m in length. A complete Certification .epor (*SiMa* 2301133-2-*Final.pdf*) is available from SiMa.ai. Please contact SiMa.a to g t a convolt this report.

Chapter 9 Environmental and Compliance Specifications

This chapter describes the following topics:

- Environmental requirements
- Environmental specifications
- EMI/EMC and other compliance

9.1 Environmental Requirements

The operating temperature range of the MLSoC Dual M.2 Board \sim 0°C to 70°C (commercial grade) and -40°C to +85°C (industrial grade).

9.2 Environmental Specifications

The MLSoC Dual M.2 Board uses thermal conduction for its cooling method.

9.3 EMI/EMC and Other Compliance

The EMI/EMC (Electromagnetic In order ce/Electromagnetic Compatibility) design guidelines need to be followed as per the defice characteristic Also follow the general PCB design guidelines to avoid the EMI/EMC-reference.

Follow these precaution. Yurn I the Losign:

- 1. Try to use Switching Rurulators with integrated/built in inductor.
- 2. Use EMI/EMC :omn. n mode filters and power filters at the power supply.
- 3. The power plane needs to be straight from the source to the sink.

Chapter 10 Support

If you have questions, please contact our support team in one of the following two ways:

- Submit your request at https://simaai.zendesk.com
- Email: support@sima.ai



Document No: xxx-xxxx-xxx, Rev. B



SiMa Technologies, Inc. 226 Airport Parkway, Suite 550 San Jose, CA 95110 mlsoc@sima.ai

SiMa.ai India Private Limited

Bagmane Tech Park Unit 02 2nd Floor, B Wing, Laurel Building C V Raman Nagar, Bengaluru, Karnataka - 560093

©2023 SiMa Technologies, Inc. All rights reserved. SiMa.ai is a trademark of SiMa Technologies, Inc. All specifications are subject to change without notice. November 7, 2023